000
00306nam a2200121Ia 4500
008
190722s9999 xx 000 0 und d
020
_a
978-81-265-2057-4
100
_a
R.Jacob Baker
245
0
_a
CMOS Circuit Design layout and Simultion
260
_a
India
_b
Wiley Sons
_c
2012
300
_a
1038
942
_c
BK
999
_c
59
_d
59